FSF-AD8200A
8-Channel, 185MSPS JESD204B ADC FMC

User Manual
January, 2014
Version 1.0

Fidus Systems Inc.
35 Fitzgerald Road, Suite 400
Ottawa, ON K2H 1E6
CANADA
Tel: (613) 828-0063
Fax: (613) 828-3113

Fidus Systems Inc. is at the forefront of technology innovation and for this reason, reserves the right to alter, without notice, the specification, design or conditions of supply of any product or service. Information provided by Fidus Systems is believed to be accurate and reliable. However, no responsibility is assumed by Fidus Systems Inc. for its use, nor any infringements of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Fidus Systems Inc.

© 2014 Fidus Systems Inc. All Rights Reserved. Fidus' name, Fidus logo, and "FMCs by Fidus" brand, are trademarks of Fidus Systems Inc. Other registered and unregistered trademarks are the property of their respective owners. Information is subject to change without notice.
## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Author</th>
<th>Release Date</th>
<th>Description of Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.1</td>
<td>JLM</td>
<td>06-18-2013</td>
<td>Draft</td>
</tr>
<tr>
<td>0.2</td>
<td>JLM</td>
<td>12-12-2013</td>
<td>Updates</td>
</tr>
<tr>
<td>0.3</td>
<td>EJD</td>
<td>12.19.2013</td>
<td>Updated section 4, to add info on Command Interface, Scripts, and refer to the Getting Started Guide, and Command Interface Guide.</td>
</tr>
<tr>
<td>1.0</td>
<td>ST</td>
<td>01-03-2014</td>
<td>Update. Release.</td>
</tr>
</tbody>
</table>
# Table of Contents

1. SAFETY INFORMATION AND PRODUCT AND COMPLIANCE LIMITATIONS ................................................................. 1
2. GENERAL OVERVIEW .................................................................................................................................................. 2
3. GLOSSARY ................................................................................................................................................................. 4
4. REFERENCE DOCUMENTS ......................................................................................................................................... 4
5. DETAILED SPECIFICATIONS .................................................................................................................................. 5
   5.1 PERFORMANCE .................................................................................................................................................. 5
      5.1.1 Input Frequency Response ....................................................................................................................... 5
      5.1.2 SNR, SFDR, and THD Plots ................................................................................................................... 7
      5.1.3 Adjacent Channel Coupling .................................................................................................................. 8
      5.1.4 Intermodulation .................................................................................................................................... 11
6. INTERFACES ............................................................................................................................................................. 13
   6.1 FMC INTERFACE: PIN SUPPORT AND OTHER REQUIREMENTS .................................................................... 13
      6.1.1 FSF-AD8200A HPC FMC pin assignment and definition ....................................................................... 14
      6.1.2 FMC Voltage and Current requirements ............................................................................................ 16
      6.1.3 Multi-Gigabit Serial Communications Lines .................................................................................... 16
   6.2 ADC ANALOG INPUTS ....................................................................................................................................... 17
   6.3 EXTERNAL CLOCK INPUT .............................................................................................................................. 17
   6.4 EXTERNAL TRIGGER INPUT ........................................................................................................................... 18
   6.5 COMMUNICATION AND CONTROL ................................................................................................................ 19
      6.5.1 SPI Interface ........................................................................................................................................... 19
         6.5.1.1 Clock Generator ................................................................................................................................ 20
         6.5.1.2 Analog to Digital Converters ......................................................................................................... 20
      6.5.2 EEPROM ............................................................................................................................................... 21
7. ENVIRONMENTAL AND MECHANICAL .................................................................................................................. 22
   7.1 ENVIRONMENT ................................................................................................................................................. 22
   7.2 THERMAL CONSIDERATIONS ........................................................................................................................... 22
   7.3 MECHANICAL .................................................................................................................................................... 23
      7.3.1 Front Bezel (Faceplate) ......................................................................................................................... 23
      7.3.2 Heat Sink .............................................................................................................................................. 24
8. DEMONSTRATION ....................................................................................................................................................... 25
   8.1 HARDWARE INSTALLATION ............................................................................................................................ 25
   8.2 SOFTWARE INSTALLATION ............................................................................................................................. 25
   8.3 PERFORMING AN 8-CHANNEL CAPTURE ....................................................................................................... 27
9. ORDERING INFORMATION ......................................................................................................................................... 28
10. WARRANTY .............................................................................................................................................................. 28
11. APPENDIX A: ‘INIT’ SCRIPT CONTENTS ................................................................................................................ 29
1. **SAFETY INFORMATION AND PRODUCT AND COMPLIANCE LIMITATIONS**

1. This product is designed for use and operation by an experienced electrical engineer or someone with similar experience, knowledge, and capabilities.

2. This product is not an apparatus in accordance with the definition in EMC directive (2004/108/EC), it is intended to be incorporated into an apparatus that is compliant to EMC directive.

3. To comply with the LVD directive (2006/95/EC), all the power sources for this card (12V, 3.3V, etc.) have to comply with LPS requirements as defined in IEC 60950-1.

4. This equipment must be disposed of and treated properly in compliance with WEEE directive 2012/19/EU, any product marked with this image should not be disposed of in normal household waste as products with electrical or electronic components can be recycled and could also be harmful to the environment if sent to landfill.

5. This product is intended for incorporation into an apparatus that will carry the FCC 15 declaration.

**Warning**

Any unauthorized modification to this equipment may cause violation of the FCC or EMC rules resulting in the revocation of the authorization to operate the equipment.

**Notes**

- This equipment must be disposed of and treated properly in compliance with WEEE directive 2012/19/EU

- This equipment in ESD sensitive and must be handled using industry accepted methods to help avoid damage from discharge events. This includes the wearing of grounding straps prior to and while handling the circuit board.

- Sensitive electronic device
2. **GENERAL OVERVIEW**

The Fidus Systems FSF-AD8200A provides 8 channels of high performance analog capture in a VITA 57.1–2010 compatible, conduction cooled, single width FMC form factor.

Performance specifics include:
- Contains four IDT ADC1443D200 dual analog-to-digital converters
- JESD204B interface for low pin count, low noise, and deterministic latency
- Up to 185 MSPS conversion rate on each channel (default 180MSPS)
- 14-bit conversion on each channel
- Capable of sampling jitter below 100fsec RMS\(^1\)
- Extremely low channel-to-channel crosstalk
- Input -3 dB bandwidth of >500MHz

The product has planned hardware compatibility with the following Xilinx\textsuperscript{®} evaluation boards:
- Virtex VC707
- Virtex VC709\(^2\)
- Kintex KC705 (capable of 4 lanes due to the MGT assignment)\(^2\)
- Virtex ML605 (capable of 2 JESD204B cores of 4 lanes each)\(^2\)

The VC707 package includes all necessary FPGA code/files to:
- Form a single link, 8-lane JESD204B connection
- Either load a default setting to all configuration registers or experiment with custom settings
- Capture ADC samples from each converter into FPGA block memory resources
- Access the captured ADC samples through ILA (formerly known as ChipScope\textsuperscript{®}), where they may then be exported for post processing
- Access all FSF-AD8200A registers through a command-line UART/terminal session

Figure 1 presents a detailed block diagram of the FSF-AD8200A functionality.

---

\(^1\) Integrated phase noise in a 12kHz–20MHz offset from a 180MHz clock frequency.
\(^2\) Although the existing hardware is theoretically compatible with these development boards, at the time of writing, Fidus has only verified operation with the VC707 development kit.
Figure 1: Detailed Block Diagram of the FSF-AD8200A
3. **Glossary**

- **ADC**: Analog-to-Digital Converter
- **BW**: Bandwidth
- **C2M**: Carrier to Mezzanine (i.e. a signal output from carrier, input to FMC)
- **CML**: Current Mode Logic
- **FMC**: FPGA Mezzanine Card
- **HPC**: High Pin Count
- **IMD**: Intermodulation
- **M2C**: Mezzanine to Carrier (i.e. a signal output from the FMC, input to the carrier)
- **MGT**: Multi-Gigabit Transceiver
- **OFDM**: Orthogonal Frequency Division Multiplexing
- **SFDR**: Spurious Free Dynamic Range
- **SNR**: Signal to Noise Ratio

Xilinx®, Virtex®, and Vivado® are registered trademarks of Xilinx. ChipScope™ is a trademark of Xilinx.

4. **Reference Documents**

<table>
<thead>
<tr>
<th>Reference Document</th>
<th>FSF-AD8200A Function</th>
<th>Hyperlink</th>
</tr>
</thead>
<tbody>
<tr>
<td>TI SN74AVC8T245</td>
<td>Level shifter</td>
<td><a href="http://www.ti.com/lit/ds/symlink/sn74avc8t245.pd">http://www.ti.com/lit/ds/symlink/sn74avc8t245.pd</a></td>
</tr>
<tr>
<td>TI SN74AVC1T245</td>
<td>Level shifter</td>
<td><a href="http://www.ti.com/lit/ds/symlink/sn74avc1t45.pd">http://www.ti.com/lit/ds/symlink/sn74avc1t45.pd</a></td>
</tr>
</tbody>
</table>

Table 1: Reference Documents
5. **DETAILED SPECIFICATIONS**

5.1 **Performance**

The following sections present typical performance results, under the documented test conditions.

*Test Conditions:*
Ambient temperature: 25 ± 5 °C  
Description: Controlled laboratory environment  
Test Platform: Xilinx VC707 development kit  
Sample Rate: (178 + 4/7) MSPS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
<th>Conditions/Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Usable analog input BW</td>
<td>1 to 700</td>
<td></td>
<td>MHz</td>
<td></td>
<td>S11 better than -7dB</td>
</tr>
<tr>
<td>Fin = 4.989MHz</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>@ -1.5dBFS Nyquist Zone 1</td>
</tr>
<tr>
<td>SNR</td>
<td></td>
<td>69</td>
<td>dBc</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SFDR</td>
<td></td>
<td>83.2</td>
<td>dBc</td>
<td></td>
<td></td>
</tr>
<tr>
<td>THD</td>
<td></td>
<td>-79</td>
<td>dBc</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Coupling (adjacent)</td>
<td></td>
<td>-88.2</td>
<td>dB</td>
<td></td>
<td>averaged based on both adjacent results</td>
</tr>
<tr>
<td>Coupling (2nd adjacent)</td>
<td></td>
<td>-100.3</td>
<td>dB</td>
<td></td>
<td>averaged based on both 2nd adjacent results</td>
</tr>
<tr>
<td>Fin = 183.561MHz</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>@ -1.9dBFS Nyquist Zone 3</td>
</tr>
<tr>
<td>SNR</td>
<td></td>
<td>61.7</td>
<td>dBc</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SFDR</td>
<td></td>
<td>70.2</td>
<td>dBc</td>
<td></td>
<td></td>
</tr>
<tr>
<td>THD</td>
<td></td>
<td>-74.8</td>
<td>dBc</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Coupling (adjacent)</td>
<td></td>
<td>-77.5</td>
<td>dB</td>
<td></td>
<td>averaged based on both adjacent results</td>
</tr>
<tr>
<td>Coupling (2nd adjacent)</td>
<td></td>
<td>-100.4</td>
<td>dB</td>
<td></td>
<td>averaged based on both 2nd adjacent results</td>
</tr>
</tbody>
</table>

Table 2: Typical Performance at 4.989 and 183.561MHz

**Notes:**

a) These results were captured without the heat sink and with additional applied air flow. The heat sink was added for customer ease of adoption, and is not expected to affect the results presented within this section.

5.1.1 **Input Frequency Response**

The ADC1443D converter claims a typical analog input bandwidth of 1GHz. On the FSF-AD8200A both the low end and high end frequency response is limited by front-end components/filters. The following plots describe the typical frequency performance of the inputs when swept.
Figure 2: Overlay of typical Return Loss (S11) for all 8 Analog Input Channels (note log scale on x-axis)

The following plot describes the amplitude response and similarity of two analog inputs (Channel C and Channel D)

**Input C & D Amplitude Response (dB) vs Frequency (MHz)**

Figure 3: Typical Amplitude Response vs Frequency
5.1.2 SNR, SFDR, and THD Plots

The following plots provide the basis for the numbers in the typical performance table above.

Figure 4: typical spectrum, Fin=4.989 MHz, Amp.=FS – 1.5dB (Nyquist Zone 1)

Figure 5: typical spectrum, Fin=183.561 MHz, Amp.=FS – 1.9dB (Nyquist Zone 3)
5.1.3 Adjacent Channel Coupling

To limit coupling, the FSF-AD8200A has strategic ground plane design as well as individual front-end shields. The following information describes the typical measured coupling between channels. When referred to, adjacent and second adjacent are defined as:

![Coupling terminology explanation](image1)

![Input C coupling to B & D (dB) vs Frequency (MHz)](image2)

**Figure 6: Coupling terminology explanation**

**Figure 7: Typical Channel – Channel Crosstalk (input C to adjacent channels)**
Figure 8: Typical Channel – Channel Crosstalk (input C to non-adjacent channels)

Figure 9: Typical Channel – Channel Crosstalk (input D to adjacent channels)
Figure 10: Typical Channel – Channel Crosstalk (input D to non-adjacent channels)
5.1.4 Intermodulation

![Figure 11: Two-tone IM3, F1=188.574MHz, F2=193.560MHz, amp=FS-7dB](image1)

![Figure 12: Two-tone IM3, F1=188.574MHz, F2=193.560MHz, amp=FS-18dB](image2)
Figure 13: Multi-tone, centered @ 160MHz, amp = -13.8dBFS RMS (Nyquist Zone 2)

Figure 14: OFDM, center=165MHz, BW=10MHz, amp = -14.4dBFS RMS (Nyquist Zone 2)
6. **INTERFACES**

The FSF-AD8200A is comprised of both external and internal interfaces. The following interfaces are discussed in this section.

- FMC interface and pin-out
- ADC analog inputs
- External clock and trigger inputs
- SPI interface to the clock generator
- SPI interface to the ADC devices

### 6.1 FMC Interface: Pin support and other requirements

The FSF-AD8200A requires that the FMC carrier card contain a suitable HPC FMC connector. As the FMC standard allows designers a certain amount of flexibility in pin selection and voltage support, just because a carrier card as an HPC connector, it does not mean that it will be compatible with every FMC with an HPC connector. Compatibility must be carefully assessed on a case-by-case basis.

The following sub-sections describe the support that the FSF-AD8200A requires from the carrier card.
### 6.1.1 FSF-AD8200A HPC FMC pin assignment and definition

FMC HPC Connector Details: Unshaded Cells are “No Connect” (NC) and list the VITA pin name. Shaded Cells list the VITA pin name followed by FSF-AD8200A connection details.

<table>
<thead>
<tr>
<th>J</th>
<th>K</th>
<th>L</th>
<th>M</th>
<th>N</th>
<th>O</th>
<th>P</th>
<th>Q</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VREF_B_M2C</td>
<td>GND</td>
<td>VREF_A_M2C</td>
<td>GND</td>
<td>PG_M2C</td>
<td>GND</td>
<td>PG_C2M</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>CK1X_BIDIR_P</td>
<td>CK1X_M2C</td>
<td>M2C</td>
<td>FPGA</td>
<td>LVDS</td>
<td>VSSREFP</td>
<td>HAAO_P</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>CK1X_BIDIR_N</td>
<td>GND</td>
<td>CK1X_M2C</td>
<td>M2C</td>
<td>FPGA</td>
<td>LVDS</td>
<td>VSSREFN</td>
<td>HAAO_N</td>
</tr>
<tr>
<td>4</td>
<td>CK1X_BIDIR_P</td>
<td>GND</td>
<td>CK1X_M2C</td>
<td>M2C</td>
<td>FPGA</td>
<td>LVDS</td>
<td>VSSREFP</td>
<td>HAAO_P</td>
</tr>
<tr>
<td>5</td>
<td>CK1X_BIDIR_N</td>
<td>GND</td>
<td>CK1X_M2C</td>
<td>M2C</td>
<td>FPGA</td>
<td>LVDS</td>
<td>VSSREFN</td>
<td>HAAO_N</td>
</tr>
<tr>
<td>6</td>
<td>CK0_M2C</td>
<td>CK0_M2C</td>
<td>M2C</td>
<td>FPGA</td>
<td>LVDS</td>
<td>VSSREF</td>
<td>HAA0_P</td>
<td>GND</td>
</tr>
<tr>
<td>7</td>
<td>CK0_M2C</td>
<td>CK0_M2C</td>
<td>M2C</td>
<td>FPGA</td>
<td>LVDS</td>
<td>VSSREF</td>
<td>HAA0_N</td>
<td>GND</td>
</tr>
<tr>
<td>8</td>
<td>CK0_M2C</td>
<td>CK0_M2C</td>
<td>M2C</td>
<td>FPGA</td>
<td>LVDS</td>
<td>VSSREF</td>
<td>HAA0_P</td>
<td>GND</td>
</tr>
<tr>
<td>9</td>
<td>CK0_M2C</td>
<td>CK0_M2C</td>
<td>M2C</td>
<td>FPGA</td>
<td>LVDS</td>
<td>VSSREF</td>
<td>HAA0_N</td>
<td>GND</td>
</tr>
<tr>
<td>10</td>
<td>CK0_M2C</td>
<td>CK0_M2C</td>
<td>M2C</td>
<td>FPGA</td>
<td>LVDS</td>
<td>VSSREF</td>
<td>HAA0_P</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>CK0_M2C</td>
<td>CK0_M2C</td>
<td>M2C</td>
<td>FPGA</td>
<td>LVDS</td>
<td>VSSREF</td>
<td>HAA0_N</td>
<td>GND</td>
</tr>
<tr>
<td>12</td>
<td>CK0_M2C</td>
<td>CK0_M2C</td>
<td>M2C</td>
<td>FPGA</td>
<td>LVDS</td>
<td>VSSREF</td>
<td>HAA0_P</td>
<td>GND</td>
</tr>
<tr>
<td>13</td>
<td>CK0_M2C</td>
<td>CK0_M2C</td>
<td>M2C</td>
<td>FPGA</td>
<td>LVDS</td>
<td>VSSREF</td>
<td>HAA0_N</td>
<td>GND</td>
</tr>
</tbody>
</table>

Table 3: FMC Pinout
The following table defines the signals, the I/O type, and their usage:

<table>
<thead>
<tr>
<th>Signal(s)</th>
<th>Type</th>
<th>Dir</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>JESD204B Interface</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADC[4:1][B:A]_CML[P/N]</td>
<td>CML</td>
<td>M2C</td>
<td>JESD204B data signals, AC-coupled</td>
</tr>
<tr>
<td>M2C_FPGA_LVDS_SYSREF[P/N]</td>
<td>LVDS</td>
<td>M2C</td>
<td>JESD204B SYSREF signal, AC-coupled</td>
</tr>
<tr>
<td>ADC[4:1]_LVDS_FRAME[P/N]</td>
<td>LVDS</td>
<td>C2M</td>
<td>JESD204B SYNC, DC-coupled</td>
</tr>
<tr>
<td>M2C_FPGA_LVDS1_CLK[P/N]</td>
<td>LVDS</td>
<td>M2C</td>
<td>Clock intended for JESD204B core reference clock (typically not required)</td>
</tr>
<tr>
<td>M2C_FPGA_LVDS2_CLK[P/N]</td>
<td>LVDS</td>
<td>M2C</td>
<td>Clock intended for JESD204B core reference clock (to be half of the sampling frequency, by default 90MHz)</td>
</tr>
<tr>
<td>M2C_FPGA_LVDS3_CLK[P/N]</td>
<td>LVDS</td>
<td>M2C</td>
<td>Clock intended for JESD204B core reference clock (typically not required)</td>
</tr>
<tr>
<td><strong>SPI Bus</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C2M_ADC[4:1]_VADJ_CSn</td>
<td>VADJ</td>
<td>C2M</td>
<td>Chip selects for ADCs</td>
</tr>
<tr>
<td>C2M_CLKGEN_VADJ_CSn</td>
<td>VADJ</td>
<td>C2M</td>
<td>Chip select for clock generator</td>
</tr>
<tr>
<td>C2M_VADJ_SCLK</td>
<td>VADJ</td>
<td>C2M</td>
<td>SPI CLOCK</td>
</tr>
<tr>
<td>C2M_VADJ_SDIO_CLKGEN</td>
<td>VADJ</td>
<td>BiDIR</td>
<td>LMK04828B clock generator SDIO signal</td>
</tr>
<tr>
<td>C2M_VADJ_SDIO_ADC</td>
<td>VADJ</td>
<td>BiDIR</td>
<td>ADC[4:1] SDIO signal</td>
</tr>
<tr>
<td>C2M_VADJ_SDIO_DIR</td>
<td>VADJ</td>
<td>C2M</td>
<td>SDIO VADJ buffer direction control signal</td>
</tr>
<tr>
<td><strong>I²C Bus</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FMC_SCL</td>
<td>LVTTL</td>
<td>C2M</td>
<td>I²C bus clock</td>
</tr>
<tr>
<td>FMC_SDA</td>
<td>LVTTL</td>
<td>BiDIR</td>
<td>I²C bidirectional data</td>
</tr>
<tr>
<td>GA[1:0]</td>
<td>LVTTL</td>
<td>C2M</td>
<td>Geographic addresses used for onboard EEPROM only</td>
</tr>
<tr>
<td><strong>JTAG</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FMC_TDI</td>
<td>LVTTL</td>
<td>C2M</td>
<td>JTAG unused, TCK, TMS, TRST_L all unconnected</td>
</tr>
<tr>
<td>FMC_TDO</td>
<td>LVTTL</td>
<td>M2C</td>
<td>Direct to TDI (unused on FMC)</td>
</tr>
<tr>
<td><strong>MISC CONTROL</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C2M_VADJ_SWITCHER_SYNQ[2:1]</td>
<td>VADJ</td>
<td>C2M</td>
<td>Clock signals used to synchronize the two onboard switchers. Default is 450kHz and each are expected to be 180° out of phase.</td>
</tr>
<tr>
<td>CLKGEN_VADJ_RESETn</td>
<td>VADJ</td>
<td>C2M</td>
<td>0 = Reset clock generator</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 = Clock generator active</td>
</tr>
<tr>
<td>CLKGEN_VADJ_MAN_SYNCn</td>
<td>VADJ</td>
<td>C2M</td>
<td>Synchronization signal to LMK04828B clock generator (typically not required)</td>
</tr>
<tr>
<td>C2M_VADJ_ADC4-1_SCRAMBLER</td>
<td>VADJ</td>
<td>C2M</td>
<td>0 = Disable ADC scramblers</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 = Enable ADC scramblers</td>
</tr>
<tr>
<td>M2C_VADJ_EXT_TRIGGER</td>
<td>VADJ</td>
<td>M2C</td>
<td>Trigger signal from front bezel. Either rising or falling edge active depending on FPGA code</td>
</tr>
<tr>
<td>CARD_ID</td>
<td>LVTTL</td>
<td>M2C</td>
<td>4.12kΩ to ground</td>
</tr>
</tbody>
</table>
### CLK_DIR
- **LVTTL**
- **M2C**
- **10kΩ to 3P3V**

### PG_C2M
- **LVTTL**
- **C2M**
- **0 = Disable power on FMC**
- **1 = Enable power on FMC**

### PG_M2C
- **LVTTL**
- **M2C**
- **Unconnected**

### nPOWER_FAULT
- **VADJ**
- **M2C**
- **0 = Power fault on FMC**
- **1 = Power OK on FMC**

#### Power Rails

<table>
<thead>
<tr>
<th>Power Rail</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>VADJ</strong></td>
<td>1.5</td>
<td>3.6</td>
</tr>
<tr>
<td><strong>VIO_B_M2C</strong></td>
<td>Connected to VADJ</td>
<td></td>
</tr>
<tr>
<td><strong>VREF_A_M2C</strong></td>
<td>Not connected</td>
<td></td>
</tr>
<tr>
<td><strong>VREF_B_M2C</strong></td>
<td>Not connected</td>
<td></td>
</tr>
<tr>
<td><strong>3P3V_AUX</strong></td>
<td>3.135</td>
<td>3.465</td>
</tr>
<tr>
<td><strong>3P3V</strong></td>
<td>3.135</td>
<td>3.465</td>
</tr>
<tr>
<td><strong>12P0V</strong></td>
<td>11.4</td>
<td>12.6</td>
</tr>
</tbody>
</table>

**Volts. Range provided by level-shifters on input of all single ended signals.**

**Table 4: FMC Signal Definition**

### 6.1.2 FMC Voltage and Current requirements

The following table lists the voltages and associated currents used by the FSF-AD8200A, including those required to be listed by VITA 57.1:

<table>
<thead>
<tr>
<th>FMC HPC Pins</th>
<th>Voltage (V)</th>
<th>Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>12P0V</strong></td>
<td>Min 11.4</td>
<td>Nom 12</td>
</tr>
<tr>
<td><strong>3P3V</strong></td>
<td>Min 3.135</td>
<td>Nom 3.3</td>
</tr>
<tr>
<td><strong>VADJ</strong></td>
<td>Min 1.5</td>
<td>Nom 3.465</td>
</tr>
<tr>
<td><strong>3P3VAUX</strong></td>
<td>Min 3.135</td>
<td>Nom 3.3</td>
</tr>
</tbody>
</table>

**Table 5: FSF-AD8200A Voltages and Currents**

### 6.1.3 Multi-Gigabit Serial Communications Lines

The JESD204B defines a high-speed serial standard by which information is passed from a transmitter to a receiver. In the case of the FSF-AD8200A, the transmitters are the onboard ADCs, and then receiver is the FPGA.

Each ADC sends its conversion data over high-speed serial “current mode logic” lines CML_P / CML_N. These are received by multi-gigabit transceiver (MGT) IO in the FPGA and are compatible with JESD204B protocol requirements. The bit rate carried on each serial interface is 20-times\(^3\) the sample rate multiplied by the converter resolution.

---

\(^3\) Due to framing and other overhead, the serial line rate is greater than simply the sample rate multiplied by the converter resolution.
ADC sample rate, yielding a 3.6Gbps rate on each of the 8 lanes, and providing an aggregate data bandwidth of 28.8Gbps.

It is important to note that FMC carrier cards are not required to support all 10 of the gigabit transceiver lanes specified in the FMC HPC specification. It is always important to validate the number of MGTs connected to the FMC connector.

### 6.2 ADC Analog Inputs

The 8 analog inputs of the FSF-AD8200A (labeled “A” through “H”) are each ESD protected and AC coupled to a 50Ω termination. The following table describes the expected operation of these inputs.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
<th>Conditions/Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Connector Type</td>
<td>500</td>
<td>SSMC</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input Impedance</td>
<td>10</td>
<td></td>
<td>50</td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>Input Return Loss</td>
<td>20</td>
<td>dB</td>
<td>5MHz to 140MHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Absolute (do not exceed)</td>
<td>4</td>
<td>Vpp</td>
<td>peak power of 19dBm</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FS (Full-Scale) Input Range</td>
<td>2.25</td>
<td>Vpp</td>
<td>By default, but each ADC can be programmed to lower FS values in 1dB steps</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 6: Analog Input Requirements

Note that a small amount of sampling clock energy (including harmonics) leaks out from each ADC input and appears at the corresponding SSMC connector. This is normal for un-buffered high speed ADCs and is caused by the internal sampling switches. For the FSF-AD8200A with the ADC1443D devices, this level is typically -47dBm +/-3 dB at the second harmonic of the sampling frequency as measured at each of the 8 SSMC connectors.

### 6.3 External Clock Input

The External Clock SSMC connector input (labeled “CL”) is ESD protected and AC coupled to a 50Ω termination before proceeding to the clock generator chip. The external clock input supports both sine and square wave inputs as per the requirements below:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
<th>Conditions/Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Type</td>
<td></td>
<td>50</td>
<td></td>
<td>Ω</td>
<td></td>
</tr>
<tr>
<td>Absolute (do not exceed)</td>
<td>2.4</td>
<td>Vpp</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Sinewave</td>
<td>11.5</td>
<td>dBm</td>
<td>measured on 50Ω</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Squarewave</td>
<td>14.5</td>
<td>dBm</td>
<td>measured on 50Ω</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Slew Rate</td>
<td>500</td>
<td></td>
<td></td>
<td>V/μs</td>
<td></td>
</tr>
<tr>
<td>Duty Cycle</td>
<td>40</td>
<td></td>
<td>60</td>
<td>%</td>
<td></td>
</tr>
</tbody>
</table>

Table 7: External Clock Input Requirements

Refer to Input Return Loss plot: Figure 2
This input can be left open and the 8-channel capture application included with the FSF-AD8200A will operate correctly, but with a small frequency error in the ADC sampling clock (typically no more than ±25ppm). If synchronization of the ADCs’ sampling clock frequency with an external reference is desired, the External Clock input can be driven with a 10 MHz source. This is commonly available at the back of many signal generators and is the reference to which output sine waves from the signal generator are locked. Supplying this 10 MHz reference to the External Clock Input will precisely lock the FSF-AD8200A ADC sampling clocks to the 10 MHz reference frequency. This capability is useful when post-capture FFT analysis is to be performed on sine wave inputs applied to the ADCs. If you would like to learn more about this capability, contact Fidus Systems for related documentation or assistance with other synchronization options.

6.4 External Trigger Input

The External Trigger SSMC connector input (labeled “TR”) is terminated in a shunt 4.12kΩ resistor and ESD protection device. The signal is DC-coupled to a buffer gate that sends its output through a 22Ω series termination directly to the FMC connector.
External Trigger Input Levels specification:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
<th>Conditions/Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Type</td>
<td></td>
<td>LVCMOS/LVTTL</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Absolute (do not exceed)</td>
<td>-0.5</td>
<td></td>
<td>6.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Vih</td>
<td>1.2</td>
<td></td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Vil</td>
<td>0.6</td>
<td></td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Slew Rate</td>
<td>50</td>
<td></td>
<td></td>
<td>V/μs</td>
<td></td>
</tr>
</tbody>
</table>

Table 8: External Trigger Input Requirements

Note that the standard FPGA configuration supplied with the FSF-AD8200A does not make use of signals from the External Trigger input. Contact Fidus Systems if you need help applying this input in your own application.

6.5 Communication and Control

The carrier card’s FPGA is responsible for configuring and controlling the FSF-AD8200A FMC card. The majority of this supervisory activity is completed by SPI bus, however, there are also other signals that make up this host interface. These control signals are discussed in this section.

6.5.1 SPI Interface

The SPI bus provides the main control system for the onboard clock generator and each individual ADC on the FSF-AD8200A. It is important to note that this is a 3-wire SPI bus implementation, thus SDIO is bidirectional and directionality must be carefully considered. To avoid bus contention, it is critically important to control the SDIO direction at the appropriate time. The following schematic capture shows the SDIO level-shifting system (VADJ ↔ 1.8 or 3.3V) so that the FPGA designer understands how to avoid SDIO bus contention issues; C2M_VADJ_SDIO_DIR must be switched at the appropriate time.

Figure 15: SDIO buffer direction control
6.5.1.1 Clock Generator

Figure 16 presents the SPI format details for communications with Texas Instrument’s LMK04828B clock generator/distribution device. The CS* line is active low and corresponds to the _CSn signal on pin G12 (LA08_P) of the FMC connector:

![Figure 16: SPI Communications with the LMK04828B Clock Generator](image)

Data applied to the SDIO pin is clocked into the device on the rising edges of SCK. A rising CS* line completes the SPI transaction.

Note that activity on any of the SPI lines while the LMK04828B is locked may degrade the phase noise of the output clocks. This can happen when device registers are being accessed, or to a lesser degree, when other devices sharing the same level translator IC have SPI transactions occurring. The design of the FSF-AD8200A isolates the FMC SPI lines from the device SPI lines in an effort to minimize SPI noise contamination. A slew rate of 30 volts/μsec or faster is recommended for all SPI signals.

The software code contained within the provided bitfile provides an example default configuration for SPI communications and register configuration for the LMK04828B. Other configuration settings are of course possible. Refer to the LMK04828B datasheet for more details on SPI communications and appropriate register settings, or contact Fidus Systems if you would like assistance in your application.

6.5.1.2 Analog to Digital Converters

Figure 17 presents the SPI format details for communications with each of the ADC1443D analog-to-digital converter devices. The SCS_N line is active low and corresponds to the four individual _CSn signals (one for each ADC) from the FMC connector:
The software code contained within the provided bitfile provides an example default configuration for SPI communications and register configuration for the ADC1443D. Other configuration settings are of course possible. Refer to the ADC1443D datasheet for more details on SPI communications and appropriate register settings, or contact Fidus Systems if you would like assistance in your application.

6.5.2 EEPROM

The FSF-AD8200A contains non-volatile storage as defined by the FMC standard. The EEPROM is solely accessed via an I2C bus and is mastered by the carrier card’s FMC. The EEPROM contains critical information that describes the operational demands of the FMC. The end-user must ensure that their application first reads the contents of the EEPROM to ensure that the carrier card will be compatible prior to enabling power to the FMC connector site. If this step is ignored and compatibility is not validated prior to powering, either the carrier card or the FMC or both, could be permanently damaged or destroyed.

As per the VITA 57.1 standard, the EEPROM is powered by 3V3AUX, thus enabling communication with the EEPROM independent of any other onboard voltages.

<table>
<thead>
<tr>
<th>EEPROM Information</th>
</tr>
</thead>
<tbody>
<tr>
<td>Manufacturer</td>
</tr>
<tr>
<td>Part Number</td>
</tr>
<tr>
<td>Description</td>
</tr>
<tr>
<td>Address</td>
</tr>
</tbody>
</table>

Table 9: EEPROM Information

[EEPROM CONTENTS AVAILABLE SOON]
7. **ENVIRONMENTAL AND MECHANICAL**

7.1  Environment

The FSF-AD8200A is primarily designed for laboratory experimentation and development. It is specified for operation as follows:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
<th>Conditions/Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ambient Operating Temperature(^5)</td>
<td>0</td>
<td></td>
<td>45</td>
<td>°C</td>
<td>This is the guaranteed operating range, and that which the FSF-AD8200A is verified to</td>
</tr>
<tr>
<td>FSF-AD8200A individual component ratings</td>
<td>-40</td>
<td></td>
<td>+85</td>
<td>°C</td>
<td>This is the basic temperature rating of the components used in the design as per the component’s datasheet</td>
</tr>
<tr>
<td>ESD</td>
<td></td>
<td>Not evaluated</td>
<td></td>
<td></td>
<td>A level of ESD protection is present on each front-panel connector</td>
</tr>
<tr>
<td>Shock/Vibration</td>
<td></td>
<td>Not designed for or evaluated</td>
<td></td>
<td></td>
<td>User responsibility</td>
</tr>
<tr>
<td>Salt Spray</td>
<td></td>
<td>Not designed for or evaluated</td>
<td></td>
<td></td>
<td>User responsibility</td>
</tr>
<tr>
<td>Chemical</td>
<td></td>
<td>Not designed for or evaluated</td>
<td></td>
<td></td>
<td>User responsibility</td>
</tr>
<tr>
<td>RoHS Compliant</td>
<td></td>
<td>YES</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table 10: Environmental Operating Conditions**

7.2  Thermal Considerations

The FSF-AD8200A is designed as a conduction cooled, single width, FMC. That being said, it is impossible to predict every conduction cooled situation. It is also very possible that conduction cooling will not be supported by the selected carrier card. Ultimately, it is the user’s responsibility to ensure that their cooling solution ensures that they are not exceeding the temperature requirements of the FSF-AD8200A components (this would void the warranty).

To mitigate thermal concerns, each FSF-AD8200A comes with a heat sink (shown installed below). This heat sink was designed to maintain appropriate thermal margins in a natural convection environment with ambient temperatures reaching a maximum of 45 °C. Thermal margins can be maintained at higher ambient temperatures if the user employs forced air flow appropriately.

\(^5\) Operation over the industrial temperature range of -40 to +85 °C is possible but not warranted (all components are rated for this range, but thermal margins will depend on conduction and airflow).
There may be scenarios where the end user must remove the heat sink (e.g. carrier card interference). In this situation the user must provide forced air, and is solely responsible for ensuring that the board maintains adequate thermal margins.

In summary, the FSF-AD8200A with its heat sink installed does not require conduction cooling and can operate reliably in a natural convection environment up to 45°C. Removing the heat sink is not recommended, but if required ensure and monitor that sufficient air flow is applied for the given, ambient temperature conditions.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
<th>Conditions/Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Onboard Power Dissipation</td>
<td>TBD</td>
<td>TBD</td>
<td>TBD</td>
<td>W</td>
<td>All converters active and sampling at 180MSPS</td>
</tr>
</tbody>
</table>

Table 11: Power Dissipation

7.3 Mechanical

7.3.1 Front Bezel (Faceplate)

The following diagram illustrates the FSF-AD8200A’s front bezel construction. The front bezel is attached to the FMC by two M2.5 machine screws.
### 7.3.2 Heat Sink

The following diagram illustrates the FSF-AD8200A’s custom heat sink. Compressible thermal pads provide the buffer and ensure a good thermal connection between the onboard components and the heat sink.

![Figure 20: FSF-AD8200A Heat Sink](image)

The heat sink is connected to the carrier card or conduction cooling solution using ten machine screws (8x M2, 2x M2.5). Loosely fit the heat sink on with all screws first, then proceed to tighten in a criss cross pattern to help ensure the equal pressure. Avoid over-tightening as this may result in damage to the heat sink, the circuit board and/or the carrier card.
8. **DEMONSTRATION**

This section describes how to experiment with the FSF-AD8200A paired with a VC707, using the Fidus provided bitfile. For detailed instructions refer to “FSF-AD8200A Quick Start Guide”.

8.1 **Hardware Installation**

Installation of the FSF-AD8200A mezzanine card is as simple as plugging the FMC connector onto a carrier card with a compatible HPC FMC connector – all power is supplied through the FMC connection. It is recommended that the carrier card not be powered when the FSF-AD8200A is installed or removed. Follow normal ESD prevention procedures, and avoid flexing both the mezzanine and carrier boards as much as possible. For the VC-707, use the FMC connector closest to the center of the board, labeled “FMC2 HPC”.

Once the HPC FMC connector is seated, power can be applied to the main (carrier) board. The green power LED on the FSF-AD8200A should come on. The mezzanine card is now ready for SPI configuration, followed by analog inputs on any or all of the SSMC input connectors. In no case should the input level applied to any SSMC analog input channel exceed 4 volts peak-to-peak.

8.2 **Software Installation**

The FSF-AD8200A software distribution includes an empty Vivado® Project called “FSF_AD8200A.zip”. Once unzipped, it creates the FSF_AD8200A directory holding an empty Vivado project. This project contains no source files, but it does contain a “customer_release” sub-directory. The necessary bitfiles and debug probe files, and other documentation to exercise the FSF-AD8200A card on a Xilinx VC707 Evaluation Card are all contained in this “customer_release” directory.

Please look in “customer_release/docs” directory and observe 3 important documents there. First there is the “Getting Started Guide” which is a step-by-step guide to installing the necessary software, configuring it, downloading a bitfile, and obtaining waveform traces. Another important document is the “Command Interface Guide” which explains all commands available through the command interface running on the VC707 Evaluation Card. Finally a copy of this document is also stored there.

Inside the empty project directory, find the customer_release directory, which contains the documents, and datafiles sub-directories. The datafiles directory holds the FPGA “download.bit” file which is downloaded into the FPGA on the VC707 carrier board. It configures the hardware of the FPGA to receive data from the FSF-AD8200A card using a Xilinx JESD204B core. Note the FPGA design includes an on-chip processor - the software for this processor is bundled into the “download.bit” file, and the probes file (“debug_netx.1tx”) which allows data to be displayed using the ILA. The “download.bit” file contains both the configuration for the FPGA and the software which runs on a soft processor in the FPGA to provide a simple command interface. This command line interface allows access to the key chips on the FSF-AD8200A and the supporting blocks in the FPGA.

The command line interface is controlled using any simple terminal program running on the host computer connected to the carrier board. For instance if the host computer is a PC, then Tera Term PRO can be used running in 8-N-1 mode, at 115200 baud, with Xon/Xoff flow control enabled.

---

6 and screwing the heat sink to the carrier card if available
When the command interface first runs, it prints some diagnostic information including the current FPGA hardware version and the Command Interface Software version, and then it presents the “Command>” prompt. The “help” command can be entered to get more information. Full information on the commands supported by this interface is available in the “FSF-AD8200A Finale Command Interface Guide.” This can be found in the “docs” sub-directory of the customer_release directory.

Typically the first command entered is “init” which sends a fixed sequence of commands to the FSF-AD8200A intended to configure the LMK04828B clock generator, the ADC1443D converters and the JESD204B core in the FPGA.7

Users can also create their own command sequences as text files on the host PC, and send them to the command interface using the “send file” feature of the Tera Term PRO program. The command interface running on the VC707 Evaluation Card will also accept typed commands one-at-a-time. It supports writes and reads from each device. It can also check reads against expected values and count any mismatches.

An example command line script file (“init.scr”) is supplied in the datafiles sub-directory. It does the same job as the built-in “init” command.

Once the LMK04828B clock generator, ADC1443D ADCs and JESD204B core in the FPGA are configured (using the init command, or a script), the system is ready to capture data simultaneously from all 8 channels. The captured data is stored in FPGA block RAM using Xilinx ILA cores (ILA stands for Integrated Logic Analyzer, formerly called Chipscope®). Using the Xilinx Vivado tool, the data in the ILA cores can be extracted and displayed graphically or saved to the host PC for subsequent numerical analysis.

A probe file (“debug_nets.ltx”) is provided in the “datafiles” sub-directory of the customer_release directory. Vivado requires the probes file when it tries to access the ILA cores to allow it to make sense of the data stored in the RAMs on the FPGA.

For a step-by-step description of the bitfile download procedure, including many screen captures, please see the document “FSF-AD8200A Getting Started Guide”.

7 See Appendix A for the ‘init’ script contents
8.3 Performing an 8-Channel Capture

The FPGA “download.bit” configuration file supplied with the FSF-AD8200A allows the VC707 Evaluation Card to use 8 large capture buffers accessible through ILA (formerly ChipScope®) to store data incoming from the FSF-AD8200A daughter card. Each buffer can hold 65,536 samples.

Simultaneous capture on all 8 channels begins when the Vivado ILA manual trigger button (labeled “>>”) is left-clicked and continues until the capture buffers are full. Once a capture is complete, the raw data can be exported for external analysis by entering the following command on the TCL command line at the bottom of the Vivado window:

```
write_hw_ila_data filename.zip [upload_ila hw_ila_1]
```

The command window will indicate where it has placed the captured data file once the file has been completely written.
9. **ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSF-AD8200A-DS</td>
<td>FSF-AD8200A demonstration unit (early release)</td>
</tr>
<tr>
<td>FSF-AD8200A</td>
<td>FSF-AD8200A production unit</td>
</tr>
</tbody>
</table>

10. **WARRANTY**

The FSF-AD8200A comes with a 6 month warranty. The warranty is governed by Fidus Systems’ “Terms of Sale”.

11. **APPENDIX A: ‘INIT’ SCRIPT CONTENTS**

**NOTES:**
* ws = write

```c
void init_finaled_FMC_card ()
{

  CommandType cmd;

  decodeCommand("ws LMK04828 0000 90 ",&cmd);executeCommand(&cmd); // set RESET and SPI_3WIRE_DIS
  decodeCommand("ws LMK04828 0000 00 ",&cmd);executeCommand(&cmd); // clear RESET and SPI_3WIRE_DIS
  decodeCommand("ws LMK04828 0002 00 ",&cmd);executeCommand(&cmd); // clear POWERDOWN
  decodeCommand("ws LMK04828 0100 0E ",&cmd);executeCommand(&cmd); // set DCLKout0_DIV to 0x0e
  decodeCommand("ws LMK04828 0101 55 ",&cmd);executeCommand(&cmd); // set DCLKout0_DDLY_CNTH to 0x5, set DCLKout0_DDLY_CNTL to 0x5
  decodeCommand("ws LMK04828 0102 00 ",&cmd);executeCommand(&cmd); // clear DCLKout0_DDLY_ADLY to 0x0, clear DCLKout0_MUX.
  decodeCommand("ws LMK04828 0103 22 ",&cmd);executeCommand(&cmd); // set SDCLKout1_MUX, set SDCLKout1_DDLY to 0x1;
  decodeCommand("ws LMK04828 0104 00 ",&cmd);executeCommand(&cmd); // clear SDCLKout1_ADLY_EN, clear SDCLKout1_ADLY to 0x0
  decodeCommand("ws LMK04828 0105 F0 ",&cmd);executeCommand(&cmd); // set DCLKout0_DDLY_PD, set DCLKout0_HSg_PD, set DCLKout0_ADLYg_PD, set DCLKout0_ADLY_PD
  decodeCommand("ws LMK04828 0106 15 ",&cmd);executeCommand(&cmd); // set CLKout1_FMT to 0x1, set CLKout0_FMT to 0x5
  decodeCommand("ws LMK04828 0107 0E ",&cmd);executeCommand(&cmd); // set DCLKout2_DIV to 0xe
  decodeCommand("ws LMK04828 0108 55 ",&cmd);executeCommand(&cmd); // set DCLKout2_DDLY_CNTH to 0x5, set DCLKout2_DDLY_CNTL to 0x5
  decodeCommand("ws LMK04828 0109 00 ",&cmd);executeCommand(&cmd); // clear DCLKout2_DDLY_ADLY to 0x0, clear DCLKout2_MUX.
  decodeCommand("ws LMK04828 010A 22 ",&cmd);executeCommand(&cmd); // set SDCLKout3_MUX, set SDCLKout3_DDLY to 0x1;
  decodeCommand("ws LMK04828 010B 00 ",&cmd);executeCommand(&cmd); // clear SDCLKout3_ADLY_EN, clear SDCLKout3_ADLY to 0x0
  decodeCommand("ws LMK04828 010C F9 ",&cmd);executeCommand(&cmd); // set DCLKout2_DDLY_PD, set DCLKout2_HSg_PD, set DCLKout2_ADLYg_PD, set DCLKout2_ADLY_PD, set DCLKout2_3_PD, set SDCLKout3_PD
  decodeCommand("ws LMK04828 010D 00 ",&cmd);executeCommand(&cmd); // clear CLKout3_FMT to 0x0, clear CLKout2_FMT to 0x0
  decodeCommand("ws LMK04828 010E 1C ",&cmd);executeCommand(&cmd); // set CLKout4_DIV to 0x1c
  decodeCommand("ws LMK04828 010F 55 ",&cmd);executeCommand(&cmd); // set DCLKout4_DDLY_CNTH to 0x5, set DCLKout4_DDLY_CNTL to 0x5
```
decodeCommand("ws LMK04828 0113 00 ",&cmd);executeCommand(&cmd); // clear DCLKout4_ADLY to 0x0, clear DCLKout4_MUX to 0x0
decodeCommand("ws LMK04828 0114 02 ",&cmd);executeCommand(&cmd); // set SDCLKout5_DDLY to 0x1
decodeCommand("ws LMK04828 0115 00 ",&cmd);executeCommand(&cmd); // clear SDCLKout5_ADLY_EN, clear SDCLKout5_ADLY to 0x0
decodeCommand("ws LMK04828 0116 F0 ",&cmd);executeCommand(&cmd); // set DCLKout4_DDLY_PD, set DCLKout4_HSg_PD, set DCLKout4_ADLYg_PD, set DCLKout4_ADLY_PD,
decodeCommand("ws LMK04828 0117 11 ",&cmd);executeCommand(&cmd); // set CLKout5_FMT to 0x1, set CLKout4_FMT to 0x1
decodeCommand("ws LMK04828 0118 1C ",&cmd);executeCommand(&cmd); // DCLKout6_DIV to 0x1c
decodeCommand("ws LMK04828 0119 55 ",&cmd);executeCommand(&cmd); // set DCLKout6_DDLY_CNTH to 0x5, set DCLKout6_DDLY_CNTL to 0x5
decodeCommand("ws LMK04828 011B 00 ",&cmd);executeCommand(&cmd); // clear DCLKout6_ADLY to 0x0, clear DCLKout6_MUX, clear DCLKout6_MUX to 0x0
decodeCommand("ws LMK04828 011C 22 ",&cmd);executeCommand(&cmd); // set SDCLKout7_MUX, set SDCLKout7_DDLY to 0x1
decodeCommand("ws LMK04828 011D 00 ",&cmd);executeCommand(&cmd); // clear SDCLKout7_ADLY_EN, clear SDCLKout7_ADLY to 0x0
DCLKout6_DDLY_CNTH to 0x5
decodeCommand("ws LMK04828 011E F0 ",&cmd);executeCommand(&cmd); // set DCLKout6_DDLY_PD, set DCLKout6_HSg_PD, set DCLKout6_ADLYg_PD, set DCLKout6_ADLY_PD,
decodeCommand("ws LMK04828 011F 11 ",&cmd);executeCommand(&cmd); // set CLKout7_FMT to 0x1, set CLKout6_FMT to 0x1
DCLKout8_DDLY_CNTH to 0x5
decodeCommand("ws LMK04828 0120 0E ",&cmd);executeCommand(&cmd); // set DCLKout8_DIV to 0xe
DCLKout8_MUX to 0x0
decodeCommand("ws LMK04828 0121 55 ",&cmd);executeCommand(&cmd); // set DCLKout8_DDLY_CNTH to 0x5, set DCLKout8_DDLY_CNTL to 0x5
DCLKout8_MUX to 0x0
decodeCommand("ws LMK04828 0122 00 ",&cmd);executeCommand(&cmd); // clear DCLKout8_ADLY to 0x0, clear DCLKout8_MUX, clear DCLKout8_MUX to 0x0
DCLKout8_ADLYg_PD, set DCLKout8_ADLY_PD
decodeCommand("ws LMK04828 0123 00 ",&cmd);executeCommand(&cmd); // clear DCLKout8_ADLY to 0x0, clear DCLKout8_MUX, clear DCLKout8_MUX to 0x0
DCLKout9_DDLY_CNTH to 0x5
decodeCommand("ws LMK04828 0124 22 ",&cmd);executeCommand(&cmd); // set SDCLKout9_MUX, set SDCLKout9_DDLY to 0x1
DCLKout9_MUX to 0x0
decodeCommand("ws LMK04828 0125 00 ",&cmd);executeCommand(&cmd); // clear SDCLKout9_ADLY_EN, clear SDCLKout9_ADLY to 0x0
DCLKout10_DDLY_CNTH to 0x5
decodeCommand("ws LMK04828 0126 F0 ",&cmd);executeCommand(&cmd); // set DCLKout8_DDLY_PD, set DCLKout8_HSg_PD, set DCLKout8_MUX to 0x0
DCLKout9_ADLYg_PD, set DCLKout9_ADLY_PD
decodeCommand("ws LMK04828 0127 15 ",&cmd);executeCommand(&cmd); // set CLKout9_FMT to 0x1, set CLKout8_FMT to 0x5
DCLKout9_MUX to 0x0
decodeCommand("ws LMK04828 0128 0E ",&cmd);executeCommand(&cmd); // set DCLKout10_DIV to 0xe
DCLKout10_MUX to 0x0
decodeCommand("ws LMK04828 0129 55 ",&cmd);executeCommand(&cmd); // set DCLKout10_DDLY_CNTH to 0x5, set DCLKout10_DDLY_CNTL to 0x5
DCLKout10_MUX to 0x0
decodeCommand("ws LMK04828 012B 00 ",&cmd);executeCommand(&cmd); // clear DCLKout10_ADLY to 0x0, clear DCLKout10_ADLY_MUX, clear DCLKout10_MUX to 0x0
DCLKout11_DDLY_CNTH to 0x5
decodeCommand("ws LMK04828 012C 22 ",&cmd);executeCommand(&cmd); // set SDCLKout11_MUX, set SDCLKout11_DDLY to 0x1
DCLKout11_MUX to 0x0
decodeCommand("ws LMK04828 012D 00 ",&cmd);executeCommand(&cmd); // clear SDCLKout11_ADLY_EN, clear SDCLKout11_ADLY to 0x0
DCLKout12_DDLY_CNTH to 0x5
decodeCommand("ws LMK04828 012E F0 ",&cmd);executeCommand(&cmd); // set DCLKout10_DDLY_PD, set DCLKout10_HSg_PD, set DCLKout10_MUX to 0x0
DCLKout11_ADLYg_PD, set DCLKout11_ADLY_PD
decodeCommand("ws LMK04828 012F 15 ",&cmd);executeCommand(&cmd); // set CLKout11_FMT to 0x1, set CLKout10_FMT to 0x5
DCLKout11_MUX to 0x0
decodeCommand("ws LMK04828 0130 0E ",&cmd);executeCommand(&cmd); // set DCLKout12_DIV to 0xe
DCLKout12_MUX to 0x0
decodeCommand("ws LMK04828 0131 55 ",&cmd);executeCommand(&cmd); // set DCLKout12_DDLY_CNTH to 0x5, set DCLKout12_DDLY_CNTL to 0x5
DCLKout12_MUX to 0x0
decodeCommand("ws LMK04828 0134 22 ",&cmd);executeCommand(&cmd); // set SDCLKout13_MUX, set SDCLKout13_DDLY to 0x1
decodeCommand("ws LMK04828 0135 00 ",&cmd);executeCommand(&cmd); // clear SDCLKout13_ADLY_EN, clear SDCLKout13_ADLY to 0x0
decodeCommand("ws LMK04828 0136 F0 ",&cmd);executeCommand(&cmd); // set DCLKout12_DDLY_PD, set DCLKout12_HSg_PD, set
DCLKout12_ADLYg_PD
decodeCommand("ws LMK04828 0137 15 ",&cmd);executeCommand(&cmd); // set DCLKout12_FMT to 0x5, set CLKout12_FMT to 0x0
decodeCommand("ws LMK04828 0138 00 ",&cmd);executeCommand(&cmd); // clear VCO_MUX to 0x0, clear OSCout_MUX, clear OSCout_FMT to
0x0
decodeCommand("ws LMK04828 0139 03 ",&cmd);executeCommand(&cmd); // set SYSREF_MUX to 0x3
decodeCommand("ws LMK04828 013B E0 ",&cmd);executeCommand(&cmd); // set SYSREF_DIV[7:0] to 0xe0
decodeCommand("ws LMK04828 013E 03 ",&cmd);executeCommand(&cmd); // set SYSREF_PULSE_CNT to 0x3
decodeCommand("ws LMK04828 0147 06 ",&cmd);executeCommand(&cmd); // set CLKin0_TYPE, set CLKin1_TYPE, set
CLKin2_TYPE, set CLKin3_TYPE, set
CLKin0_OUT_MUX, set CLKin1_OUT_MUX, set CLKin2_OUT_MUX, set CLKin3_OUT_MUX
decodeCommand("ws LMK04828 0151 02 ",&cmd);executeCommand(&cmd); // set HOLDOVER_HITLESS_SWITCH, set HOLDOVER_EN
decodeCommand("ws LMK04828 0152 00 ",&cmd);executeCommand(&cmd); // set HOLDOVER_DLD_CNT[13:8] to 0x02
decodeCommand("ws LMK04828 0153 00 ",&cmd);executeCommand(&cmd); // set HOLDOVER_DLD_CNT[7:0] to 0x00
decodeCommand("ws LMK04828 0154 02 ",&cmd);executeCommand(&cmd); // set CLKin0_R[13:8] to 0x00
decodeCommand("ws LMK04828 0155 00 ",&cmd);executeCommand(&cmd); // set CLKin1_R[13:8] to 0x00
decodeCommand("ws LMK04828 0156 02 ",&cmd);executeCommand(&cmd); // set CLKin1_R[7:0] to 0x00
decodeCommand("ws LMK04828 0157 00 ",&cmd);executeCommand(&cmd); // set CLKin2_R[13:8] to 0x00
decodeCommand("ws LMK04828 0158 96 ",&cmd);executeCommand(&cmd); // set CLKin2_R[7:0] to 0x96
decodeCommand("ws LMK04828 0159 00 ",&cmd);executeCommand(&cmd); // set PLL1_N[13:8] to 0x00
decodeCommand("ws LMK04828 015A 19 ",&cmd);executeCommand(&cmd); // set PLL1_N[7:0] to 0x19
decodeCommand("ws LMK04828 015B DF ",&cmd);executeCommand(&cmd); // set PLL1_WND_SIZE to 0x3, set PLL1_CP_POL, set PLL1_CP_GAIN to 0xF
decodeCommand("ws LMK04828 015C 20 ",&cmd);executeCommand(&cmd); // set PLL1_DLD_CNT[13:8] to 0x20
decodeCommand("ws LMK04828 015D 00 ",&cmd);executeCommand(&cmd); // set PLL1_DLD_CNT[7:0] to 0x00
decodeCommand("ws LMK04828 015E 00 ",&cmd);executeCommand(&cmd); // set PLL1_R_DLY to 0x0, set PLL1_R_DLY to 0x00
decodeCommand("ws LMK04828 015F 0B ",&cmd);executeCommand(&cmd); // set PLL1_LD_MUX to 0x01, set PLL1_LD_TYPE to 0x3
decodeCommand("ws LMK04828 0160 00 ",&cmd);executeCommand(&cmd); // set PLL2_R[11:8] to 0x0
decodeCommand("ws LMK04828 0161 01 ",&cmd);executeCommand(&cmd); // set PLL2_R[7:0] to 0x00
decodeCommand("ws LMK04828 0162 44 ",&cmd);executeCommand(&cmd); // set PLL2_P to 0x2, set OSCin_FREQ 0x1, clear PLL2_XTAL_EN, clear PLL2_REF_2X_EN
decodeCommand("ws LMK04828 0163 00 ",&cmd);executeCommand(&cmd); // clear PLL2_N_CAL[17:16] to 0x0
decodeCommand("ws LMK04828 0164 00 ",&cmd);executeCommand(&cmd); // clear PLL2_N_CAL[15:8] to 0x00
decodeCommand("ws LMK04828 0165 0C ",&cmd);executeCommand(&cmd); // set PLL2_N_CAL[7:0] to 0x0c
decodeCommand("ws LMK04828 0166 00 ",&cmd);executeCommand(&cmd); // clear PLL2_FCAL_DIS, clear PLL2_N[17:16] to 0x0
decodeCommand("ws LMK04828 0167 00 ",&cmd);executeCommand(&cmd); // clear PLL2_N[15:8] to 0x0
decodeCommand("ws LMK04828 0168 0A ",&cmd);executeCommand(&cmd); // clear PLL2_N[7:0] to 0x0a
decodeCommand("ws LMK04828 0169 59 ",&cmd);executeCommand(&cmd); // set PLL2_WND_SIZE to 0x2, set PLL2_CP_GAIN to 0x1, clear PLL2_CP_POL, clear PLL2_CP_TRI
decodeCommand("ws LMK04828 016A 20 ",&cmd);executeCommand(&cmd); // set PLL2_DLD_CNT[15:8] to 0x20
decodeCommand("ws LMK04828 016B 00 ",&cmd);executeCommand(&cmd); // clear PLL2_DLD_CNT[7:0] to 0x00
decodeCommand("ws LMK04828 016C 00 ",&cmd);executeCommand(&cmd); // clear PLL2_LF_R4 to 0x0, clear PLL2_LF_R3 to 0x0
decodeCommand("ws LMK04828 016D 00 ",&cmd);executeCommand(&cmd); // clear PLL2_LF_C4 to 0x0, clear PLL2_LF_C3 to 0x0
decodeCommand("ws LMK04828 016E 13 ",&cmd);executeCommand(&cmd); // set PLL2_LF_MUX to 0x1, set PLL2_LF_TYPE to 0x3
decodeCommand("ws LMK04828 0173 00 ",&cmd);executeCommand(&cmd); // clear PLL2_PRE_PD, clear PLL2_PD
decodeCommand("ws LMK04828 1FFD 00 ",&cmd);executeCommand(&cmd); // clear SPI_LOCK[23:16] to 0x00
decodeCommand("ws LMK04828 1FFE 00 ",&cmd);executeCommand(&cmd); // clear SPI_LOCK[15:8] to 0x00
decodeCommand("ws LMK04828 1FFF 53 ",&cmd);executeCommand(&cmd); // set SPI_LOCK[7:0] to 0x53
decodeCommand("ws LMK04828 0144 FF ",&cmd);executeCommand(&cmd); // set SYNC_DISSYSREF, set SYNC_DIS12, set SYNC_DIS10, set SYNCS_DIS9, set SYNCS_DIS8, set SYNCS_DIS6, set SYNCS_DIS4, set SYNCS_DIS2, set SYNCS_DIS0
decodeCommand("ws AD1443D_1 0803 00 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0802 08 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0100 d1 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0200 01 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 00ff 80 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0102 07 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0103 66 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0012 10 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0108 a3 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 010a c0 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0154 01 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0155 03 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0156 d8 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0160 ff ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0161 17 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0170 10 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0171 10 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0400 30 ",&cmd);executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_1 0004 08 ",&cmd);executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_1 0004 10 ",&cmd);executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_1 0004 20 ",&cmd);executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_1 0043 C7 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 081C 4A ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0822 01 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0810 C0 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0811 40 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0812 0A ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 081E 08 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 086B 02 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 086C 02 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_1 0872 04 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0803 00 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0802 08 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0100 d1 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0200 01 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 00ff 80 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0102 07 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0103 66 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0012 10 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0108 a3 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 010a c0 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0154 01 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0155 03 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0156 d8 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0160 ff","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0161 17","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0170 10","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0171 10","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0400 30","cmd");executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_2 0004 08","cmd");executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_2 0004 10","cmd");executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_2 0004 20","cmd");executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_2 0043 C7","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_2 081C 4A","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0822 01","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0810 C0","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0811 40","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0812 0A","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_2 081E 08","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_2 086B 02","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_2 086C 02","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_2 0872 04","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0803 00","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0802 08","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0100 d1","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0200 01","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 00ff 80","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0102 07","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0103 66","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0012 10","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0108 a3","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 010a c0","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0154 01","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0155 03","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0156 d8","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0160 ff","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0161 17","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0170 10","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0171 10","cmd");executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0400 30","cmd");executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_3 0004 08  ",&cmd);executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_3 0004 10 ",&cmd);executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_3 0004 20 ",&cmd);executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_3 0043 C7 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_3 081C 4A ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0822 01 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0810 C0 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0811 40 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0812 0A ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_3 081E 08 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_3 086B 02 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_3 086C 02 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_3 0872 04 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0803 00 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0802 08 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0100 d1 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0200 01 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 00ff 80 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0102 07 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0103 66 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0012 10 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0108 a3 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 010a c0 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0154 01 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0155 03 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0156 d8 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0160 ff ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0161 17 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0170 10 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0171 10 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0400 30 ",&cmd);executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_4 0004 08 ",&cmd);executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_4 0004 10 ",&cmd);executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_4 0004 20 ",&cmd);executeCommand(&cmd);
delay_ms (400);
decodeCommand("ws AD1443D_4 0043 C7 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 081C 4A ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0822 01 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0810 C0 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0811 40 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0812 0A ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 081E 08 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 086B 02 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 086C 02 ",&cmd);executeCommand(&cmd);
decodeCommand("ws AD1443D_4 0872 04 ",&cmd);executeCommand(&cmd);
decodeCommand("ws JESD204B 04 01 ",&cmd);executeCommand(&cmd);
decodeCommand("ws JESD204B 0C 40008 ",&cmd);executeCommand(&cmd);
decodeCommand("ws JESD204B 00 790 ",&cmd);executeCommand(&cmd);
decodeCommand("ws JESD204B 00 712 ",&cmd);executeCommand(&cmd);

xil_printf("\n\nInfo: Done Initialization");
}